20 Star 156 Fork 77

YouXiaoquan / VerilogHDL-Tutorial

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
克隆/下载
README.en.md 934 Bytes
一键复制 编辑 原始数据 按行查看 历史
YouXiaoquan 提交于 2020-03-08 11:17 . Initial commit

VerilogHDL-Tutorial

Description

FPGA&VerilogHDL应用设计教程,包括课程思维导图、各章实例、各实验源码、综合实验例程。

Software Architecture

Software architecture description

Installation

  1. xxxx
  2. xxxx
  3. xxxx

Instructions

  1. xxxx
  2. xxxx
  3. xxxx

Contribution

  1. Fork the repository
  2. Create Feat_xxx branch
  3. Commit your code
  4. Create Pull Request

Gitee Feature

  1. You can use Readme_XXX.md to support different languages, such as Readme_en.md, Readme_zh.md
  2. Gitee blog blog.gitee.com
  3. Explore open source project https://gitee.com/explore
  4. The most valuable open source project GVP
  5. The manual of Gitee https://gitee.com/help
  6. The most popular members https://gitee.com/gitee-stars/
Verilog
1
https://gitee.com/youxiaoquan/VerilogHDL-Tutorial.git
git@gitee.com:youxiaoquan/VerilogHDL-Tutorial.git
youxiaoquan
VerilogHDL-Tutorial
VerilogHDL-Tutorial
master

搜索帮助