verilator --cc --exe --build -j 0 -Wall sim_main.cpp our.v
--cc
to get C++ output (versus e.g., SystemC, or only linting).
--exe
, along with our sim_main.cpp wrapper file, so the build will create an executable instead of only a library.
--build
so Verilator will call make itself. This is we don’t need to manually call make as a separate step. You can also write your own compile rules, and run make yourself as we show in Example SystemC Execution.)
-j 0
to Verilate using use as many CPU threads as the machine has.
-Wall
so Verilator has stronger lint warnings enabled.
And
finally, our.v which is our SystemVerilog design file.
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。